



IEEE Custom Integrated Circuits Conference

9-2: An Energy-Efficient and Runtime-Reconfigurable FPGA-Based Accelerator for Robotic Localization Systems

Qiang Liu^{1,*}, Zishen Wan^{2,*}, Bo Yu^{3,*}, Weizhuang Liu¹, Shaoshan Liu³, Arijit Raychowdhury²

** Equally Contributed Authors*

¹ Tianjin University, China

² Georgia Institute of Technology, USA

³ PerceptIn, USA

April 25, 2022



Bio



Email: zishenwan@gatech.edu

Homepage: <https://zishenwan.github.io>

- **Speaker: Zishen Wan**

- PhD Student in Georgia Tech (20Fall-Now)
 - Advisor: Prof. Arijit Raychowdhury
- MS in Harvard University
 - Advisor: Prof. Vijay Janapa Reddi
- BS in Harbin Institute of Technology

- **Research Interest**

- VLSI, computer architecture, edge computing.
- Efficient and resilient hardware and system design for autonomous machines.

Motivation: Autonomous Systems

Drones



Self-Driving Cars



Robots



Motivation: Autonomous Systems


Drones



Self-Driving Cars



Robots



Applications


Search & Rescue




Package Delivery




Surveillance



How Does Autonomous System Work?




How Does Autonomous System Work?



Challenges


Large Factor Graph:



4000+
factors


Challenges

Large Factor Graph:




4000+
factors

Real-Time Requirement:




Challenges

Large Factor Graph:



4000+
factors

Real-Time Requirement:




Low Power Budget:



Big battery
CPU/GPU: 10-100W


Challenges

Large Factor Graph:



4000+
factors

Real-Time Requirement:



Low Power Budget:




Big battery
CPU/GPU: 10-100W

Dynamic Changing Environments:




Sparse



Dense

Energy-Efficient Localization and Mapping



FPGA Zynq-7000 SoC ZC706
with XC7Z045 FFG900-2

- Energy-efficient & real-time localization and mapping
- Dynamic reconfiguration at runtime
- Real-time performance of 61 fps at 3.45W (56mJ/frame)

Outline


- SLAM: Simultaneously Localization & Mapping
- Hardware Architecture
- Main Contributions
- Evaluations and Comparisons
- Summary

Outline

- SLAM: Simultaneously Localization & Mapping
- Hardware Architecture
- Main Contributions
- Evaluations and Comparisons
- Summary


Localization and Mapping Using SLAM

Camera




Feature
Tracks

IMU
(Inertial Measurement Unit)



Estimated
States

Localization and Mapping Using SLAM




Localization and Mapping Using SLAM

Camera



IMU


(Inertial Measure



SLAM is computationally intensive:


ORB-SLAM

FrontEnd: ORB
BackEnd: SLAM



LK-SLAM

FrontEnd: LK
BackEnd: SLAM




Localization
(poses)





Mapping
(3D coordinates)


How Does SLAM Work?



How Does SLAM Work?




How Does SLAM Work?





Nonlinear least squares (NLS) optimization problem:

$$\min_{\mathbf{p}} \left\{ \sum_{i=1}^N \|\mathbf{r}_p - \mathbf{H}_p \mathbf{p}\|^2 + \|\mathbf{o}_i - \mathcal{P}_i(\mathbf{p})\|_{\mathcal{C}_i}^2 \right\}$$




State:
 6 DoF poses (location)
 3D coordinates (mapping)

How Does SLAM Work?




State:
6 DoF poses (location)
3D coordinates (mapping)


How Does SLAM Work?





How Does SLAM Work?



ORB-SLAM
FrontEnd: ORB
BackEnd: SLAM




LK-SLAM
FrontEnd: LK
BackEnd: SLAM




Outline

- SLAM: Simultaneously Localization & Mapping
- **Hardware Architecture**
- Main Contributions
- Evaluations and Comparisons
- Summary

Hardware Architecture - Overview




Hardware Architecture – Perception



Sensor Input:


Camera + IMU, process in host

Hardware Architecture – SLAM (NLS Optimization)



SLAM Nonlinear Least Squares (NLS) Optimization:
Jacobian, Schur elimination, Cholesky Decomposition, etc

Hardware Architecture – SLAM Marginalization



SLAM Marginalization:

Jacobian, Schur elimination, Cholesky Decomposition, etc


Outline

- SLAM: Simultaneously Localization & Mapping
- Hardware Architecture
- **Main Contributions**
- Evaluations and Comparisons
- Summary

Method 1

Data Reuse

Data Reuse & Design Hierarchy




2 Keyframes


3 Feature Points (F1~F3)

4 Observations (O1~O4)

Data Reuse & Design Hierarchy




- 2 Keyframes
- 3 Feature Points (F1~F3)
- 4 Observations (O1~O4)




<feature point, observation>
pairs have non-zero values


Data Reuse & Design Hierarchy




- 2 Keyframes
- 3 Feature Points (F1~F3)
- 4 Observations (O1~O4)




<feature point, observation>
pairs have non-zero values




Data Reuse & Design Hierarchy



- 2 Keyframes
- 3 Feature Points (F1~F3)
- 4 Observations (O1~O4)




<feature point, observation>
pairs have non-zero values





Three-Level Block Designs:

- Keyframe-level: Rotation matrix of keyframes
- Feature-level: 3D coordinates
- Observation-level: Jacobian matrix

Data Reuse & Design Hierarchy



- 2 Keyframes
- 3 Feature Points (F1~F3)
- 4 Observations (O1~O4)




Two-Level Data Reuses:

- Feature-reuse: across associated observations
- Keyframe-reuse: over all obsn. within keyframe



Three-Level Block Designs:

- Keyframe-level: Rotation matrix of keyframes
- Feature-level: 3D coordinates
- Observation-level: Jacobian matrix

Data Reuse & Design Hierarchy



- 2 Keyframes
- 3 Feature Points (F1~F3)
- 4 Observations (O1~O4)



Two-Level Data Reuses:

- Feature-reuse: across associated observations
➔ feature (row)-stationary
- Keyframe-reuse: over all obsn. within keyframe

Three-Level Block Designs:


- Keyframe-level: Rotation matrix of keyframes
- Feature-level: 3D coordinates
- Observation-level: Jacobian matrix

Method 2

Symmetry & Sparsity


Diagonal Computation + Symmetry + Hardware Reuse

Shure Elimination:




Diagonal Computation + Symmetry + Hardware Reuse

Shure Elimination:



Diagonal Computation + Symmetry + Hardware Reuse

Shure Elimination:



Make U as diagonal matrix:


$O(n^3) \rightarrow O(n)$ computational complexity

X becomes the transpose of W:


1.34x on-chip memory reduction

Diagonal Computation + Symmetry + Hardware Reuse

Schur Elimination:




Marginalization:




Diagonal Computation + Symmetry + Hardware Reuse

Schur Elimination:



Marginalization:



Diagonal Computation + Symmetry + Hardware Reuse


Make M as diagonal matrix:

$O(n^3) \rightarrow O(n)$ computational complexity

Reuse Schur Elimination circuit in Marginalization:


Reduce resource consumption without performance degradation

Marginalization:



Data Layout + Symmetry + Sparsity


S matrix




S matrix: store the parameters
for the system
(40%-80% of total storage)

720 kb


Data Layout + Symmetry + Sparsity




Data Layout + Symmetry + Sparsity



Data Layout + Symmetry + Sparsity



Data Layout + Symmetry + Sparsity



Data Layout + Symmetry + Sparsity




Data Layout + Symmetry + Sparsity + Co-observation

4.1x memory reduction

Exploiting data characteristics unique to SLAM

S matrix: store the parameters
for the linear system
(40%-80% of total storage)



720 kb

4.1x reduction




175.97 kb

Method 3

Time-Multiplex & Pipeline


Time-Multiplexed + Pipeline Processing

Cholesky decomposition: $S = LL^T$ (S : symmetric matrix; L : lower triangular matrix)




Time-Multiplexed + Pipeline Processing

Cholesky decomposition: $S = LL^T$ (S : symmetric matrix; L : lower triangular matrix)




Time-Multiplexed + Pipeline Processing

Cholesky decomposition: $S = LL^T$ (S : symmetric matrix; L : lower triangular matrix)



Time-Multiplexed + Pipeline Processing


Cholesky decomposition: $S = LL^T$ (S : symmetric matrix; L : lower triangular matrix)




Method 4

Runtime Reconfiguration & Clock Gating


Runtime Reconfiguration + Clock Gating




Runtime Reconfiguration + Clock Gating



Runtime Reconfiguration + Clock Gating



Runtime Reconfiguration + Clock Gating




Runtime Reconfiguration + Clock Gating

Runtime Reconfigurable + Clock Gating:

1.47x power reduction in KITTI dataset
5.75x power reduction in EuRoC dataset
<0.01cm accuracy degradation

200-250	5	42	63
250-300	4	35	42
...

Automated Self-Update
with New Environments




Outline

- SLAM: Simultaneously Localization & Mapping
- Hardware Architecture
- Main Contributions
- **Evaluations and Comparisons**
- Summary

Evaluation - Dataset


- EuRoC Dataset (for drone)
 - A very challenging, and widely used UAV dataset
 - 11 sequences with three categories: easy, medium & difficult
 - This work: Machine Hall sequences



- KITTI Dataset (for self-driving car)
 - A widely used autonomous driving vision benchmark
 - Task of interest: stereo, optical flow, visual odometry, 3D object detection and 3D tracking
 - This work: odometry (grayscale sequence)



Evaluation – FPGA Platform




FPGA Zynq-7000 SoC ZC706
with XC7Z045 FFG900-2

Operation Frequency	143 MHz
LUT	144108 (65.92%)
Flip-Flop	172935 (39.56%)
BRAM	268 (49.17%)
DSP	869 (96.56%)

Evaluation


- Processing Latency and Energy of FPGA, CPU, and GPU



- FPGA: Xilinx Zynq-7000 SoC ZC706 @ 143 MHz
- CPU: Intel Comet Lake processor, 12 cores @ 2.9 GHz
- TX1: quad-core Arm Cortex-A57 processor @ 1.9 GHz

Evaluation



- Processing Latency and Energy of FPGA, CPU, and GPU



- FPGA: Xilinx Zynq-7000 SoC ZC706 @ 143 MHz
- CPU: Intel Comet Lake processor, 12 cores @ 2.9 GHz
- TX1: quad-core Arm Cortex-A57 processor @ 1.9 GHz

Evaluation


- Processing Latency and Energy of FPGA, CPU, and GPU




- FPGA: Xilinx Zynq-7000 SoC ZC706 @ 143 MHz
- CPU: Intel Comet Lake processor, 12 cores @ 2.9 GHz
- TX1: quad-core Arm Cortex-A57 processor @ 1.9 GHz

Evaluation

- Processing Latency and Energy of FPGA, CPU, and GPU



EuRoC Dataset (For drone)	FPGA Speedup		FPGA Energy Reduction	
	Over CPU	Over TX1	Over CPU	Over TX1
FPGA ZC706	8.73x	70.10x	164.40x	40.84x
Kintex-7 Series (XC7K160tffg484)	7.01x	56.30x	180.73x	44.90x
Virtix-7 Series (XC7VX690tffg1761)	10.75x	86.34x	172.05x	42.75x



KITTI Dataset (For car)	FPGA Speedup		FPGA Energy Reduction	
	Over CPU	Over TX1	Over CPU	Over TX1
FPGA ZC706	10.49x	45.48x	182.88x	24.51x
Kintex-7 Series (XC7K160tffg484)	8.27x	35.82x	196.09x	26.28x
Virtix-7 Series (XC7VX690tffg1761)	12.71x	55.08x	188.60x	25.28x

Evaluation

- Comparison with Related Work

	This work	ISSCC'19 CNN-SLAM [1]	JSSC'19 Navion [2]	TC'20 pi-BA [3]	RSS'17 VIO on Chip [4]	HPCA'21 Eudoxus [5]
Platform	FPGA	ASIC	ASIC	FPGA	FPGA	FPGA
Technology	28 nm	28 nm	65 nm	28nm	28nm	16nm
Design	digital	digital	digital	digital	digital	digital
Type	SLAM	SLAM	SLAM	SLAM	SLAM	SLAM
Algorithm	Levenberg- Marquardt (optimization-based)	Levenberg- Marquardt (optimization-based)	Gaussian- Newton (optimization-based)	Levenberg- Marquardt (optimization-based)	Gaussian- Newton (optimization-based)	Kalman Filter (Filter-based)
DoF	6-DoF	6-DoF	6-DoF	6-DoF	6-DoF	6-DoF
Voltage	1 V	0.63-0.9V	1.2V	1 V	1 V	0.85 V
Power	3.45W	243.6mW @ 0.9V 61.75mW @ 0.63V	24mW	5.50W	1.46 W	8.96W
Frequency	143 MHz	240 MHz	62.5/83.3 MHz	143 MHz	100 MHz	180 MHz
Throughput	55.8 GOPS	879.6 GOPS @ 0.9V 329.8 GOPS @ 0.63V	10.5-59.1 GOPS	N/A	4.4-24.6 GOPS	N/A
Latency	16.43 ms	N/A	30.8 ms	110 ms	200 ms	44.6 ms
Energy per Frame	56.6 mJ	N/A	739.2 μ J	605 mJ	292 mJ	399.6 mJ
Dynamic Optimization	Yes	N/A	N/A	No	No	No

Outline

- SLAM: Simultaneously Localization & Mapping
- Hardware Architecture
- Main Contributions
- Evaluations and Comparisons
- Summary

Summary

- **Energy-efficient** and **runtime-reconfigurable** FPGA accelerator for robotic localization and mapping.

Summary

- **Energy-efficient** and **runtime-reconfigurable** FPGA accelerator for robotic localization and mapping.
- Leverage data sparsity, locality, and parallelism inherent in localization.
 - **4.1x** memory reduction with symmetry and sparsity
 - **5.7x** compute time reduction with time-multiplexed and pipeline processing
 - **5.8x** power reduction with runtime reconfiguration and clock gating

Summary

- **Energy-efficient** and **runtime-reconfigurable** FPGA accelerator for robotic localization and mapping.
- Leverage data sparsity, locality, and parallelism inherent in localization.
 - **4.1x** memory reduction with symmetry and sparsity
 - **5.7x** compute time reduction with time-multiplexed and pipeline processing
 - **5.8x** power reduction with runtime reconfiguration and clock gating
- Our design is **2 orders of magnitude** more energy efficient than CPU and GPU.

Reference

1. REE, CICC 2022

An Energy-Efficient and Runtime-Reconfigurable FPGA-Based Accelerator for Robotic Localization Systems

Qiang Liu¹, Zishan Wan¹, Bo Yu¹, Weizhang Liu¹, Shaoshan Liu¹, Jing-Roachshuai¹

¹Tianjin University, China, ²Georgia Institute of Technology, USA, ³Pharosoft, USA

¹Equally-Credited Authors (ECA)

A robot usually localizes itself in an environment by estimating the collection of its position and rotation states, while constructing a map of unknown surroundings, giving rise to the notion of Simultaneous Localization and Mapping (SLAM). SLAM is a fundamental kernel in autonomous machines at all computing scales, from drones, AR/VR to self-driving cars. Provenient mathematical solutions for SLAM involve feature-based or non-linear optimization based (Fig. 1a), where the latter recently shows higher robustness but with intensive computation. Prior ASICs [1, 2] and FPGAs [3, 4, 5] have accelerated SLAM on hardware, but they usually target one specific design. In this work, we present a runtime-reconfigurable FPGA accelerator for robotic localization tasks. We exploit SLAM-specific data locality, sparsity, reuse, and parallelism, and achieve 30% performance improvement over the state-of-the-art. Especially, our design is reconfigurable at runtime according to the environment and platform to save power while sustaining accuracy and performance.

Fig. 1b shows the SLAM system compute latency characterization on software. SLAM consists of a vision front-end to extract features and an optimization backend to estimate the pose. We first find the localization computation accounts for 45% and 78% latency on two commonly used SLAM systems, including 3 active acceleration target. The localization is usually formulated as a constrained non-linear optimization problem, often through bundle adjustment, which minimizes the pose projection errors from 2D features to 3D points in the map. The optimization problem is solved using the Levenberg-Marquardt (LM) method, consisting of 1) a nonlinear least squares (NLS) solver that solves through a posteriori estimation, and 2) marginalization that generates the prior of NLS solver. We will accelerate both phases through hardware-accelerated co-design by leveraging SLAM-specific data patterns and inherent parallelism.

The proposed robotic localization design separates both NLS solver and marginalization algorithm (Fig. 2a). The NLS solver circuit first calculates Jacobian matrices before the Cholesky decomposition. Marginalization is performed after NLS solver. Fig. 2b shows the circuit for visual features. We divide the computation into three levels: keyframe, feature, and observation. The keyframe-level solves each keyframe's rotation. The feature-level uses pixel coordinates and inverse depth to obtain feature spatial coordinates. The observation-level is divided into two phases. The first phase uses coordinates from feature-level and the second phase uses rotation matrix from keyframe-level to calculate final Jacobian and residual. This three-level computation enables two unique SLAM data reuse within the keyframe. Second, each feature's coordinate is reused across its associated observations. Since the number of features is 10x more than keyframes, we practice feature reuse over feature reuse, thus calculating Jacobian matrix in feature (non-stationary) domain. Fig. 2c shows the circuit for LM's Jacobian, which consists of two pipeline stages. The first stage contains three parallel blocks for Jacobian matrix calculation, and stage calculation of residual and second Jacobian and residual. Zero and identities of LM Jacobian matrix will not be stored, which can reduce memory by 72%. SLAM requires us to solve the linear system $A\mathbf{g}=\mathbf{b}$. We use Schur elimination to simplify the operation. The Jacobian matrix is divided into four blocks (Fig. 3a). Blocks U , W , and X only relate to element observations and features. The block M is a diagonal matrix. When calculating Schur complement matrix $V=WW^T-X$, it can be considered that we first use the usual part and use M and prior information to it. Two optimization schemes are proposed in the Schur elimination blocks. First, we make U as a diagonal matrix to reduce the computational complexity of U^{-1} from $O(n^3)$ to $O(n)$. Second, when U is a diagonal matrix, X becomes the transpose of W reducing the on-chip memory storage requirement by 1.34x. After Schur elimination, Cholesky decomposition decomposes the

symmetric matrix S into a lower triangular matrix L such that $LL^T=M$. Fig. 3b illustrates the circuit for Cholesky Decomposition, where the hardware firstly generates the (i,j) th column of L (Evaluate) and updates S for calculating $(i+1)$ th column of L (Update). We find that in iteration, the number of operations of Evaluate and Update are n and $n/2$, respectively. Thus, we propose to pipeline Evaluate and Update, where multiple Update units are line-multiplexed with the Evaluate unit. With pipelining and time-multiplexing, the latency is reduced by 5.7x with 2.1x area resource consumption.

Marginalization uses NLS solver outputs and performs $A^{-1}ZM^T X^{-1}$ to generate the prior for the next window computation (Fig. 4a). The difficulty lies in M^{-1} computation. We propose to divide M into four blocks and make M_{ii} as a diagonal matrix. In this way, the Schur elimination and Cholesky decomposition circuits for NLS solver can be reused in marginalization, greatly reducing resource consumption without performance degradation. During marginalization, S matrix that stores the parameters for linear system, contributes 60% of state memory (Fig. 3a). We notice S is a symmetric matrix, so the memory can be reduced by half. To further reduce the storage, we leverage the unique SLAM data structured sparsity. Since S is obtained by integrating camera and IMU, we propose to store their contributions separately. IMU's observation only relates to adjacent keyframes, so the non-zero elements are in diagonal and sub-diagonal blocks. The non-zero elements of camera contributions only exist in the first sub-block of each state, denoting $C_{i,i}$. The camera storage is further reduced by limiting the number of keyframes that capture the feature (co-observations). The storage is reduced by 1.4x in this process.

The design is dynamically optimized at runtime to adapt to different surroundings and save power while maintaining accuracy (Fig. 4b). When entering new environments with various feature points, the number of NLS iterations is dynamically adjusted to meet target accuracy based on the online constructed lookup table. Using with NLS solver iterations, the number of Schur elimination modules and update modules during Cholesky decomposition will be dynamically reconfigured for less resource consumption. Since the lookup table is updated asynchronously, this runtime reconfiguration has minimal overhead. Instead of reconfiguring bitstream to FPGA, we applied clocks for dynamically adjusted modules, enabling 1.59x power reduction with only 0.15% overhead. This runtime optimization has little impact on accuracy with 0.01% deviation and sometimes even improves the accuracy due to its stochastic nature.

The proposed design is implemented on Xilinx ZCU109 FPGA with a fixed operational frequency at 143 MHz (Fig. 5a). We evaluate the design with two datasets: EuRoC for drones and KITTI for cars (Fig. 5b). Compared with CPU operating at 2.9 GHz, our FPGA design achieves 16x (15x) energy reduction on EuRoC (KITTI). Compared with T1x operating at 1.9 GHz, our FPGA design achieves 20x (64x) speedup and 41x (41x) energy reduction on EuRoC (KITTI). To validate the generalization of our design, we evaluate two additional SLAM: Phobos (KITTI) and Viterbo 7 series. Evaluated on EuRoC, our design achieves 7x and 1x speedup as well as 56x and 61x energy reduction over CPU on two boards. The significant efficiency gains are consistently found on KITTI dataset. Fig. 6 demonstrates that our design achieves 30x better performance against recent prior SLAM accelerators.

Acknowledgements

This work was supported in part by National Natural Science Foundation of China under Grant U20B2031 and CICC-ERC, one set of cameras in JUMP, a SRC program sponsored by DARPA.

References

- [1] Z. Liu et al., "An 879GOPS 243mm 806x VGA Fully Visual DNN-SLAM Processor for Wide-Range Autonomous Exploration," ISDCC, Feb. 2019.
- [2] A. Schmalzer et al., "Naviator: A Zero-Fly Integrated Real-Time Visual-Inertial Odometry Accelerator for Autonomous Navigation of Nano Drones," ISDCC, Apr. 2019.
- [3] G. Liu et al., "InBA: Bundle Adjustment Hardware Accelerator Based on Clusters of 3D Point Observations," ICC, July 2020.
- [4] Z. Zhang et al., "Visual-Inertial Odometry on Chip: An Algorithm-Independent Co-Design Approach," RSS, July 2017.
- [5] Y. Gan et al., "Eudora: Characterizing and Accelerating Localization in Autonomous Mobiles," HPCA, Mar. 2021.

[Wan, CICC 2022]

Reference

MORGAN & CLAYPOOL PUBLISHERS

Robotic Computing on FPGAs

Shaoshan Liu
Zishen Wan
Bo Yu
Yu Wang

SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE

Natalie Enright Jerger, Series Editor

[Wan, Synthesis Lectures on Comp Arch 2021]

IEEE CICC 2022

An Energy-Efficient and Runtime-Reconfigurable FPGA-Based Accelerator for Robotic Localization Systems

Qiang Liu¹, Zishen Wan¹, Bo Yu¹, Weizhang Liu¹, Shaoshan Liu¹, Anji Raychowdhury²

¹Tsinghua University, China, ²Georgia Institute of Technology, USA, ³Perceptics, USA

¹Equally-Credited Authors (ECA)

A robot usually localizes itself in an environment by estimating the collection of its position and rotation states, while constructing a map of unknown surroundings, giving rise to the notion of Simultaneous Localization and Mapping (SLAM). SLAM is a fundamental kernel in autonomous machines at all computing scales, from drones, AR, VR to self-driving cars. Proposed mathematical solutions for SLAM involve feature-based or non-linear optimization based (Fig. 1a), where the latter recently shows higher robustness but with intensive computation. Prior ASICs [1, 2] and FPGAs [3, 4, 5] have accelerated SLAM on hardware, but they usually target one specific design, in this work, we present a runtime-reconfigurable FPGA accelerator for robotic localization tasks. We exploit SLAM-specific data locality, sparsity, reuse, and parallelism, and achieve 10x performance improvement over the state-of-the-art. Especially, our design is reconfigurable at runtime according to the environment and platform to save power while sustaining accuracy and performance.

Fig. 1b shows the SLAM system compute latency characterization on software. SLAM consists of a vision front-end to extract features and an optimization backend to estimate the pose. We first find the commonly used SLAM systems, including 3 active acceleration target. The localization is usually formulated as a constrained non-linear optimization problem, after through bundle adjustment, which minimizes the pose projection errors from 2D features to 3D points in the map. The optimization problem is solved using the Levenberg-Marquardt (LM) method, consisting of 1) a nonlinear least squares (NLS) solver that solves minimum a posteriori estimation, and 2) marginalization that generates the prior of NLS solver. We will accelerate both phases through hardware-accelerated co-design leveraging SLAM-specific data patterns and inherent parallelism.

Our proposed robot localization design includes NLS solver and marginalization algorithm (Fig. 2a). The NLS solver circuit first calculates Jacobian matrices to implement the Levenberg-Marquardt optimization. Marginalization is performed after NLS solver. Fig. 2b shows the circuit for visual Jacobian. We divide the computation into three levels: keyframe, feature, and observation. The keyframe-level solves each keyframe rotation matrix. The feature-level uses pose coordinates and viewing depth to obtain feature spatial coordinates. The observation-level is divided into two phases. The first phase uses coordinates from feature-level and the second phase uses rotation matrix from keyframe-level to calculate final Jacobian and residual. This three-level computation enables two unique SLAM data reuse. First, each keyframe is rotation matrix is reused over all observations within the keyframe. Second, each feature's coordinate is reused across its associated observations. Since the number of features is 10⁶ much more than keyframes, we design a reuse scheme for our feature reuse. This calculating Jacobian matrix in feature (row-stationary) domain. Fig. 2c shows the circuit for NLS solver, which consists of two pipeline stages. The first stage contains three parallel blocks for Jacobian matrix calculation, and the second stage calculates residual and stores Jacobian and residual. Zero and identities of M^2 Jacobian matrix is not stored, which saves memory by 72%.

SLAM requires us to solve the linear system $Ax=b$. We use Schur elimination to simplify the system matrix. The system matrix is divided into four blocks (Fig. 3a). Blocks U and X only relate to camera observations and feature's coordinates. We use M and N when calculating Jacobian matrix $V = WU^{-1}X$. It can be considered that we first use M and N to solve U and X and prior information to it. Two optimization schemes are proposed in Block decomposition. First, we make M into a diagonal matrix to reduce the computational complexity of U^{-1} from $O(n^3)$ to $O(n)$. Second, when U is a diagonal matrix, X becomes the transpose of W reducing the on-chip memory storage requirement by 1.34x. After Schur elimination, Cholesky decomposition decomposes the

symmetric matrix S into a lower triangular matrix L such that $LL^T = S$. Fig. 3b illustrates the circuit for Cholesky Decomposition, where the data is generated by the column of matrix L (Update) and updates S for calculating $(i-1)$ th column of L (Update). We find that at iteration, the number of updates of matrix L (Update) and S is $i^2/2$, respectively. Thus, we propose to pipeline Evaluate and Update, where multiple updates units are time-multiplexed with the Evaluate and W th pipeline and time-multiplexing, the latency is reduced by 5.75x with 3.1x less resource consumption.

Marginalization uses NLS solver outputs and performs $A^{-1}ZM^{-1}Z^T$ to generate the prior for the next window computation (Fig. 4a). The difficulty lies in M^{-1} computation. We propose to divide M into four blocks and make M into a diagonal matrix. In this way, the Schur elimination and Cholesky decomposition circuits for NLS solver can be reused in marginalization, greatly reducing resource consumption without performance degradation. During marginalization, S matrix that stores the parameters for linear system, contributes 60% of total memory (Fig. 5a). We note S is a symmetric matrix, so the memory can be reduced by half. To further reduce the storage, we leverage the unique SLAM data structure sparsity. Since S is obtained by integrating camera and IMU, we propose to store their contributions separately. IMU's observation only relates to adjacent keyframes, so the non-zero elements are in diagonal and sub-diagonal blocks. The non-zero elements of camera contributions only exist in the last sub-block of each state, denoting C (Cur). The camera storage is further reduced by limiting the number of keyframes that capture the feature (co-observations). The storage is reduced by 4.1x in this process. The design is dynamically optimized at runtime to adapt to different surroundings and save power while maintaining accuracy (Fig. 4b). When entering new environments with various feature points, the number of NLS iterations is dynamically adjusted to meet target accuracy based on the online constructed lookup table. Along with NLS solver iterations, the number of Schur elimination modules and marginalization modules will be dynamically adjusted to reduce resource consumption. Since the lookup table is updated asynchronously, this runtime reconfiguration has minimal overhead. Instead of reconfiguring hardware to FPGA, we applied design for dynamically adjusted modules, enabling 1.59x power reduction with only 0.15% overhead. This runtime optimization has little impact on accuracy with 0.01% degradation (Fig. 4c) and even improves the accuracy due to its 80%acc value.

The proposed robot localization system is implemented on Zynq7000 FPGA with a fixed operational frequency at 143 MHz (Fig. 5a). We evaluate the design with two datasets: EuRoC drone and KITTI vehicle dataset (Fig. 5b). Compared with CPU operating at 2.0 GHz, our FPGA design achieves 16x (15.6x) reduction in energy (17.1x) energy reduction on EuRoC (KITTI). Compared with T101 operating at 1.0 GHz, our FPGA design achieves 20x (16x) speedup in energy reduction on EuRoC (KITTI). To validate the generalization ability of our design, we evaluate the proposed SLAM system on 7 and 7 series. Evaluated on EuRoC, our design achieves 7.2x and 1.6x speedup as well as 50% size and 6% energy reduction over the best NRTT design. The significant efficiency gains are consistently found on KITTI dataset. Fig. 6 demonstrates that our design achieves 2x better performance against recent prior SLAM accelerators.

Acknowledgments
This work was supported in part by National Natural Science Foundation of China under Grant U20B2031 and C20B2031, an offer of services in JSRC program sponsored by DARPA.

References
[1] Z. Li et al., "An 890GOPS 234mm 806x VQA Fully Virtual DNN [12] 1.6x Accelerator for Wide-Range Autonomous Exploration," ISDCC, Feb. 2019.
[2] A. Schuster et al., "Mars: A 2.5m FPGAs Integrated with the Visual-Inertial Odometry Accelerator for Autonomous Navigation of Mars Drones," ISDCC, Apr. 2019.
[3] Q. Liu et al., "InBA: Bundle Adjustment Hardware Accelerator Based on Cholesky and SVD," in Proceedings of the 2021 IEEE/ACM International Conference on Reconfigurable Computing and FPGAs (ReConFig), July 2021.
[4] B. Yu, Gan et al., "Eusba: Characterizing and Accelerating Localization in Autonomous MobileRobots," FPGA, Mar. 2021.

[Wan, CICC 2022]

Feature

A Survey of FPGA-Based Robotic Computing

Zishen Wan¹, Bo Yu¹, Thomas Yuang Liu, Jie Tang, Yuhua Zhu, Yu Wang, Anji Raychowdhury, and Shaoshan Liu

Abstract
Recent researches on robotics have shown significant improvement spanning from algorithms, mechanics to hardware architectures. Robotics, including manipulators, legged robots, drones, and autonomous vehicles, are now widely applied in domestic scenarios. However, the high computation and data complexity of robotic algorithms pose great challenges to its applications. On the one hand, CPU platform is flexible to handle robotic tasks, GPU platform has higher computational capabilities and easy-to-use development frameworks, so they have been widely adopted in several applications. On the other hand, FPGA-based robotic accelerators are becoming increasingly competitive alternatives, especially in latency-critical and power-limited scenarios. With specialized designed hardware logic and power-efficient fabrics, FPGA based accelerators can surpass CPU and GPU.

Introduction
Over the last decade, we have seen significant progress in the development of robotics, spanning from algorithms, mechanics to hardware platforms. Various robotic systems, like manipulators, legged robots, unmanned aerial vehicles, self-driving cars

in performance and energy efficiency. In this paper, we give an overview of previous work on FPGA-based robotic accelerators covering different stages of the robotic system pipeline. An analysis of software and hardware optimization techniques and manufacturing issues is presented, along with some commercial and state-of-the-art applications, to serve as a guide for future work.

1. Introduction
Over the last decade, we have seen significant progress in the development of robotics, spanning from algorithms, mechanics to hardware platforms. Various robotic systems, like manipulators, legged robots, unmanned aerial vehicles, self-driving cars

¹ These authors contributed equally to this work.
Corresponding author: Shaoshan Liu (e-mail: shaoshanliu@perceptics.com)

48 IEEE CLOUDS AND SYSTEMS MAGAZINE NOVEMBER/DECEMBER 2021

[Wan, Circuits and Systems Magazine 2021]

OBRIGADO
gracias
DANKU
tak
MERCI
merc
danke schön
KÖSZI
سپاس
PALDIES
.....
ありがとう
TEŞEKKÜR EDERİM
MOLTE GRAZIE
GO RAIBH MAITH AGAT
invala
DANKU
謝謝
danke
ARIGATO
grazas
GRAZZI
THANKS
TAK
asante
vielen dank
muchas gracias
DANKU
OBRIGADO
mes
DANKU
danke
DANKU
köszi
благодаря
grazie
TACK
Gràcies
DZLEKI
MULTUMESC
TEŞEKKÜR EDERİM
NA GODE
muchas gracias
obrigado
спасибо
多謝
شكراً
благодаря
TAK
どうも
vielen dank
DANKU
OBRIGADO
mes
DANKU
danke
DANKU
köszi
благодаря
grazie
TACK
Gràcies
DZLEKI
MULTUMESC
TEŞEKKÜR EDERİM
NA GODE
muchas gracias
obrigado
спасибо
多謝
شكراً
благодаря
TAK
どうも